Introduction
The sub-harmonic ripple in a phase controlled rectifier is due to a number of causes, but the principle ones are phase to phase voltage differences and variations in SCR trigger timing.
The classicial triggering system for a 12 pulse rectifier consists of 12 ramp generators, each one being driven by a phase reference at 30°intervals. The sources of error here are the accuracy of the phase reference, and the tracking of the twelve ramp generators. Since with this method, it is essentially impossible to eliminate errors, the sub-harmonic ripple thus produced is usually reduced by means of tuned filters and negative feedback.'
A digital approach allows for perfect phase to phase tracking within the resolution of the system, and also allows correction to be applied to each of the 12 phases individually. This is the method which was used.
Phase Locked Loop
At the outset of this project, some simple calculations were made to determine the characteristics of the system. The desire was to make it as high resolution as possible, but to stay within the capability of the 74LS logic family. The In addition, an arbitrary phase shift is added to displace the phase reference anywhere from 0 -1200, in order to eliminate the need for a reference phase shifting transformer.
As may be seen from Fig. 2 , the range from full rectify, phase 0, to full invert, phase 11, is 5100. This is the reason for having two coujnters A and B (Fig. 3) . Counter The timing pulses developed in the trigger generator then go to the decoder driver. A 60 Hz phase reference pulse is loaded into a 12 bit shift register which is clocked every 300. The 12 outputs, on for 1800, off for 180°, and offset by 30°are used to enable 12 J-K flip-flops. The J-K's, then are turned on by a trigger pulse addressed to it by the phase counter, and turned off by the removal of the enable.
The output of the each J-K enables an and gate, which turns on a 20 KHz, 20% duty cycle square wave to the SCR gate driver.
Ripple Correction
A 12 pullse phase controlled rectifier may be considered to be a DC source sampled at 720 Hz. Ideally, all the samples would be the same amplitude, and the frequency spectrum would contain only the sampling frequency. In practice, however, unbalances in phase 0018-9499/83/0800-2867$01.00(o1983 IEEE 2867 to phase voltage and transformers inductance introduce voltage variations at each sample. The result is subharmonic ripple. Since the triggering system allows specifying the voltage of each phase, it is possible to modify the point at which each rectifier is triggered. The mechanism for doing this is shown in Fig.  4 .
Since the transfer functions of the trigger generator is a cosine function, it is necessary to use a linear to cosine conversion so that the correction factor will have the same weight, independent of conduction angle. When no correction is applied, the correction input to the adder is 0, and each phase will trigger at the same angle. Correction is applied by enabling the output of one of the buffers. Each buffer has twelve locations, one for each phase. These locations are addressed by the phase counter. As the trigger generator cycles through the twelve phases, the contents of each consecutive buffer location is added in two's complement to the output of the A/D, modifying the trigger angle, and thus the voltage at each sample. The buffers are loaded from a voltage at each sample. The buffers are loaded from a test module at this time, but a microprocessor based controller has been designed which will perform the correction functions in real-time. The mechanism for arriving at the correction values is shown in Fig. 5 
